Abstract. Single-phase DC-AC power electronic converters suffer from pulsating power at double the line frequency. The commonest practice to handle the issue is to provide a huge electrolytic capacitor for smoothening out the ripple. However, the electrolytic capacitors having short end of lifetime limit the overall lifetime of the converter. Another way of handling the ripple power is by active power decoupling (APD) using the storage devices and a set of semiconductor switches. Here, a novel topology has been proposed in implementing APD. The topology claims the benefit of (1) reduced stress on converter switches and (2) using smaller capacitance value, thus alleviating the use of electrolytic capacitor and in turn improving the lifetime of the converter. The circuit consists of a third leg, a storage capacitor and a storage inductor. The analysis and the simulation results are shown to prove the effectiveness of the topology.
Introduction
The single-phase power electronic converters interfacing a DC storage system or a DC source have the inherent problem of double-frequency power ripple. The effect of the same is experienced at the DC bus in terms of doublefrequency current ripple, leading to double-frequency DC bus voltage ripple in a standard single-phase DC-AC Voltage Source Inverter (VSI). This results in under-utilisation of renewable energy sources (e.g., PV), potential life-shortening for the batteries where the ripple current flows into the battery, thus heating up the battery. Further, this also leads to grid current distortion. The most common practice to counteract this scenario is to use a huge DC bus capacitor to supply the ripple current component. This passive strategy calls for electrolytic capacitors (because of their high capacitance value). However, the electrolytic capacitors have short end of lifetime, which reduces the overall system reliability [1] .
In recent times, addressing the ripple power issue in active rather than in passive manner has been reported, the idea being compensation of the ripple power using a set of switches to control the state of the storage element. The main motivations for this approach have been
• increasing the life of converter by eliminating the weakest point, i.e., the electrolytic capacitor from the system and
• using the storage devices more effectively.
The approaches vary in the placement of the ripple power buffer circuitry. The main trends are
• active ripple power compensation in DC side [2] [3] [4] ,
• providing a dedicated energy port to handle ripple power in high-frequency (HF) isolated configurations [5] [6] [7] [8] and • compensating the ripple power in AC side of the converter [9] [10] [11] .
Among these approaches, DC side buffer has been popular because of its reduced switch count, even though controller bandwidth needs to be very high to track the high-frequency harmonic-rich current. This calls for high switching frequency of the converter, keeping their application limited to low power level.
In the second approach, the buffer circuitry interfaces the line frequency AC side, via a HF transformer either with or without a tertiary winding. Although control variable is of line frequency, this approach demands increase in the number of auxiliary switches in large proportion.
Interestingly, AC side compensation topologies have been reported with only a set of two auxiliary switches and a storage device. By compensating the ripple power in the AC stage, down the line stages process only the average power, hence increasing the overall efficiency of the converter. In this way, the storage devices are utilised most efficiently, leading to 10 times reduction in capacitance compared with passive approach [12] . *For correspondence With advanced control, the auxiliary switches have been reported to add less than 50% kVA rating to the existing H-bridge [12] . This statement is true for three conditions of load, viz., rectifier (unity power factor (UPF)), inverter (UPF) and STATCOM (zero power factor (ZPF)) with current lagging voltage. The topology can handle the remaining loading condition (ZPF with current leading voltage) but at the cost of increased current stress on the switches.
In this paper, a novel topology is proposed that can handle all loading conditions without further increase in converter kVA rating. In addition, 30% current reduction is achieved in H-bridge legs for UPF operation, leading to reduction in current stress of the switches, improving the overall reliability of the system. These assertions are theoretically shown using the power balance equation and phasor diagrams. Simulation results are presented in further support of the analysis.
The content of the paper has been arranged in the following manner. In section 2, the proposed topology is presented along with its operating principle; section 3 is presented to compare the proposed topology with the existing one; in section 4 the simulation results are presented and finally the conclusion has been drawn in section 5.
Proposed topology
In standard grid connected DC/AC H-bridge configuration, V g , I g and L g denotes grid voltage, grid current and filter inductor, respectively. C DC , the DC bus capacitor, is used to filter out the harmonic component of the DC bus current to make I DC fairly constant. O, the mid-point of the DC bus, serves the purpose of a virtual ground for the analysis.
The proposed topology is shown in figure 1 . The circuit consists of an AC capacitor (C) with a filter inductor (L C ), a storage inductor (L) and a pair of switches (shown in shaded area) in addition to standard H-bridge configuration. The operation of the circuit is explained later.
The R and Y legs of the converter are operated in current control mode in a way same as that of standard single-phase grid connected converter. However, the voltage of the third leg, B, is controlled in order to control the voltage across AC capacitor (C) and inductor (L). These two states together supply the double-frequency power requirement of the grid. Thus, the power drawn from the DC side appears to be a constant one. Hence, the DC bus capacitor does not need to supply the pulsating power. This in effect reduces the DC bus capacitance requirement.
The pole voltage of legs R and Y with respect to DC bus mid-point O are V RO and V YO , respectively. The fundamental components of these two voltages are controlled to be equal and opposite. The difference between the two constitutes the required inverter voltage in order to inject the reference current to grid voltage V g . The grid current I g lags V g by power factor (PF) angle a. The phase (d) and magnitude of fundamental component of third leg (B) pole voltage V BO are controlled, which in effect controls capacitor voltage V C and inductor voltage V L in order to achieve active power decoupling (APD). The relevant voltages and current are shown in phasor diagram figure 2. In the following paragraphs, an analytical expression for magnitude and phase of V BO is derived based on the principle of APD.
The instantaneous power drawn from the DC source is constant with APD (neglecting switching harmonics).
Applying power balance:
where p C ; p L and p g are, respectively, the instantaneous power of capacitor, inductor and the grid branches (refer the Appendix for p C ; p L and p g expression derivation). In the following discussion, the instantaneous power expressions for grid, inductor and capacitor are derived for an arbitrary PF angle a. Power balance equation is used to obtain the control condition of the APD scheme.
In order to simplify the analysis, the effect of filter inductor L g and L C is neglected. The assumption is justified as, their values are generally less than 0.05 per unit (p.u.).
As shown in the phasor diagram (figure 2) V C and V L lead V g by angle h and /, respectively: 
Instantaneous power pumped into the AC sink is
Substituting the expressions of v g and i g from Eqs. (1) and (2), this equation reduces to
Power stored in the capacitor C is
Using Eqs. (3) and (4) in Eq. (8) gives
Similarly, power stored in the inductor is
Substituting (5) and (6) in (10) gives
From figure 2
Therefore, using Eqs. (9), (11) and (12), the expression for total power stored together in inductor and capacitor is
From figure 2,
Substituting these relations into the power equation (13) gives
Thus, in order to arrive at APD control condition, comparing (7) and (14) one can conclude that
These relationships guide one to select the reference voltage vectors at different loadings as well as PF. Using this solution of V BO , leg currents are obtained from the phasors for different loading conditions. The phasors are drawn with the current being pumped to the AC sink, which is the positive active power flow direction from DC to AC side.
The loading conditions considered for full load are
• inverter ZPF for capacitive load (a ¼ 3p=2).
Individual case analysis
For the rest of the analysis jX L j is considered as 1 p.u., which is a design criteria.
2.1a
Inverter UPF operation at full load: From Eqs. (15) and (16) jV BO j ¼ 0:5 p.u.;
Therefore, from figure 3a
Thus, with the assumption jX L j ¼ jX C j ¼ 1 p.u.
This gives the leg currents
2.1b Inverter ZPF for inductive load at full load: From Eqs. (15) and (16) jV BO j ¼ 0:5 p.u.;
Therefore, from figure 3b
resulting in the leg currents
2.1c
Rectifier UPF operation at full load: From Eqs. (15) and (16) jV BO j ¼ 0:5 p.u.; Therefore, with reference to figure 3c, following the same procedure as in Case 1, leg currents are
2.1d
Inverter ZPF for capacitive load at full load: From Eqs. (15) and (16) jV BO j ¼ 0:5 p.u.;
Therefore, from figure 3d
Following the same process and with the same assumption as in Case 2, resulting leg currents are
These results are condensed in table 1 for the ease of comparison with the existing topology [12] .
Comparison with existing topology
With reference to the phasor diagram figure 4 and the phasor diagrams presented in [12] , the results of the existing topology are included in table 1.  From table 1 , it can be seen that the proposed topology has identical 30% current reduction in both legs under UPF, which means lesser loss and temperature rise of the semiconductor switches. This reduced stress results in higher reliability of the switches. The improvement is even more for / ¼ Àp=2, where leg Y is 44% overstressed for the existing topology in [12] .
The parameter K SF , stress factor, has been defined as the ratio of three-legged converter rating (APD compensated) to three-legged converter rating (the third leg is identical to uncompensated H bridge). From table 1, it can be seen that, K SF reduces by 15% under UPF and 70% for capacitive load when compared with [12] , which indicates reduced stress on the converter switches.
It should be noted that in the case of inductor being the only storage element instead of capacitor as in [11] , the results will remain the same under UPF operation, whereas 70% reduction will be observed for inductive load instead of capacitive load.
Simulation results
For verification of the proposed topology and effectiveness of the decoupling method, a system rated for 230 V, 5 A has been modelled and simulated. The system parameters are listed in table 2.
The simulation results for inverter operating at UPF is presented in figures 5-7. From figure 5 it can be observed that the DC bus current ripple reduces to 0.2 A with APD compensation compared with 5.8 A under uncompensated scenario, thus validating the effectiveness of the scheme. Figure 6 shows that under UPF operation, both capacitor and inductor share the ( ( ( ( Figure 4 . Phasor diagram of STATCOM operation, I s ðÀI g Þ lagging V g by p=2 for topology [12] .
energy equally and the currents through them are 70% of the grid current. In figure 7 , leg currents of the converter are shown, from which the current reductions in two legs to 70% of the rated current (7 A peak) are clearly visible.
Conclusion
In this paper, a novel topology is proposed to handle the single-phase power ripple. Analysis of the topology is performed using power balance equation and the phasor diagrams; 30% reduction in current rating of the H-bridge inverter is achieved for UPF. Also, the topology can handle all loading conditions with the maximum of 70% reduced stress compared with the existing topologies. Simulation results are presented for the validation of the same.
Appendix: Steady-state instantaneous power equations derivation
Grid power derivation
Instantaneous power pumped into AC sink
Substituting expression of v g and i g from Eqs.
(1) and (2), this equation reduces to
Capacitor power derivation
Power stored in capacitor C is
On simplifying Eq. (18), using Eqs. 
Inductor power derivation
Similarly, for inductor L, power stored is
Solving Eq. (20) using Eqs. (5) and (6) results in
